

FIG. 1




FIG.2




FIG. 3






FIG. 4





The diagram shows a differential pair of NMOS transistors. The gates of both transistors are connected to a common feedback node. This node is connected to the drains of both transistors through a resistor. Each drain is also connected to a load inductor. The gates of the transistors are connected to a common feedback node, which is also connected to the drains of both transistors through a resistor. The gates of the transistors are connected to a common feedback node, which is also connected to the drains of both transistors through a resistor. The gates of the transistors are connected to a common feedback node, which is also connected to the drains of both transistors through a resistor.

FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10






FIG. 11




FIG. 12a




FIG. 12b




FIG. 13




FIG. 14




FIG. 15






FIG. 16a





14/53
Replacement
Sheet(s)

FIG. 16b









FIG. 18




FIG. 19(a)




FIG. 19(b)




FIG. 19(c)





FIG. 19d



332

FIG. 19e




FIG. 19f





FIG. 19g



$$\omega_p = \frac{1}{R(C_p + C)}$$

$$\omega_o = \frac{1}{RC}$$

$$V_{out} = \frac{V_1}{R(C_p + C)s + 1} + \frac{V_2 RCs}{R(C_p + C)s + 1}$$

FIG.20(a)




FIG.20(b)




FIG.20(c)




FIG.21




FIG.22




FIG.23




FIG.24




FIG. 25




FIG. 26a




FIG. 26b




FIG. 27




FIG. 28




FIG. 29





FIG. 30a






FIG. 30b

FIG. 30c





FIG. 30d





29/53
Replacement
Sheet(s)

Fig. 30e




Fig. 30f





Fig. 30g






Fig. 30h






Fig. 30j








Fig. 30k








Fig. 30m





FIG. 31a




FIG. 31b




FIG. 32




FIG. 33




FIG. 33b




FIG. 34







FIG.35







FIG.37a




FIG.37b




FIG. 38




FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45




FIG.46




FIG.47







Fig. 48a










Fig. 48d




Fig. 48e




Fig. 48f